



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/932,086	08/17/2001	Georg Farkas	CH 000018	5457

24737 7590 06/04/2004

PHILIPS INTELLECTUAL PROPERTY & STANDARDS  
P.O. BOX 3001  
BRIARCLIFF MANOR, NY 10510

EXAMINER

LAMARRE, GUY J

ART UNIT	PAPER NUMBER
----------	--------------

2133

DATE MAILED: 06/04/2004

9

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

09/932,086

Applicant(s)

FARKAS ET AL.

Examiner

Guy J. Lamarre, P.E.

Art Unit

2133

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 15 March 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 2,4,5 and 10-13 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 2, 4-5, 10-13 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☒ The proposed drawing correction filed on 15 March 2004 is: a) ☒ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All    b) ☐ Some \*    c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### FINAL OFFICE ACTION

1. This office action is in response to Applicants' **Amendment** of 15 March 2004. The proposed drawing corrections, jointly submitted, are approved by the Examiner.

1.1 **Claims 1, 3, 6-9** are cancelled, **Claims 10-13** are added, **Claims 2, 4-5** are cancelled and **10** are amended. **Claims 2, 4-5, 10-13** remain pending.

1.2 The prior art rejections of record to **Claims 1-9** are withdrawn in response to Applicants' **Amendment**.

1.3 The objections of record to **the specification** and drawings are withdrawn in response to Applicants' amendment.

### Specification

2. The disclosure is objected to because of the following informalities: Applicant refers to features described by the claims in passim, e.g., page 3 lines 19 and 21 in the specification. Such features shall be described fully in the disclosure, and not in reference to the claims. The disclosure shall be amended to incorporate therein language of those claims so invoked. See MPEP § 608.01(b). Appropriate correction is required.

### Claim Rejections - 35 USC ' 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

3.0 **Claims 12-13** are rejected under 35 U.S.C. 102 (e) and (a) as being anticipated by admitted prior art 'Specifications' (hereinafter Specs).

As per claim 12,

Specs anticipates claim 12 because admitted prior art Fig. 1 discloses a vector memory at numeral 3 that generates test vectors and relaying such test vectors to IC at numeral 8 for application of such test vectors by such IC at numeral 8 to test embedded logic or combinational circuitry.

As per claim 13

Specs anticipates claim 13 because admitted prior art Fig. 2 discloses IC embedding therein Response Analyser at numeral 5 that receives test results from logic block at numeral 8, further processes/compresses such test results for final output to external tester at numeral 2. **Examiner** also notes that it has been held that only routine skill in the art is required in re-ordering component hardware of an electronic system. *In re Japikse*, 86 USPQ 70 (CCPA 1950). The claims at bar simply rearrange hardware components of the admitted prior art figs. 1-2.

**Claim Rejections - 35 USC § 103**

**3.1** Claim(s) 10 and 4 is/are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art 'Specifications' (hereinafter Specs) in view of **Barry et al.** (US Pat. # 5825785).

As per claim 10,

Specs substantially teaches of testing integrated circuits using a test system (1 of Figure 1) and a logic component/block (8 of figure 1) that is included in the IC to be tested, see lines 5-10 of page 4 where Figure 1 is discussed and disclosed as being in accordance with the present state of the art.

Further, Specs teaches of using test vector pattern generators to generate test vectors, see lines 10-25 of page 1, as widely used in the art. Still further, Specs teaches that using test vector pattern generators are an alternative to loading the test vectors into large test memories.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a test vector pattern generator in an embodiment as described by

Specs in Figure 1 and lines 5-10 of page 4. One of ordinary skill in the art would be motivated to use a test vector pattern generator in the embodiment so as to prevent from having to use a large test memory as suggested by Specs in lines 10-14 of page 1. By replacing the large test memory with a test pattern generator, one of ordinary skill in the art would save IC space and cost by not having to implement the test vectors in large test memories.

However, Specs does not teaches of exclusively generating test vectors for logic circuitry, but **Barry et al.** discloses a BIST arrangement wherein test vectors are created exclusively for logic circuitry testing in Fig. 1 and col. 8.




FIG. 1

**Therefore**, it would have been obvious to a person having ordinary skill in the art at the time the **invention** was made to modify the procedure in Specs by including therein BIST arrangement as taught by **Barry et al.**, because such modification would provide the procedure disclosed in Specs with a technique whereby “test vector application to inputs of said embedded macro circuit causes said embedded macro circuit to generate a response on the parallel outputs for (e) serially shifting said response from said scan register into a serial input shift register (SISR) such that each subsequent response is

Art Unit: 2133

*serially compressed with a previous response in said SISR resulting in a signature of said each response in said SISR.* ” {See **Barry et al.**, col. 8 line 45 et seq.}.

As per claim 4,

Specs further teaches that response analysis creates a checksum by compressing the response vectors into a single signature/checksum, see lines 20-25 of page 1, lines 12-17 of page 4, and lines 7-8 of page 5 where it is disclosed that response analysis units compresses responses into signature or checksum. The examiner is interpreting compressed to be equivalent to a signature. **Barry et al.** also teaches compression means in col. 8 lines 14 and 45 et seq.

**3.2** Claim(s) 5 is/are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ‘Specifications’ (hereinafter Specs) in view of **Barry et al.** (US Pat. # 5825785) in further view of Derwent Abstract ACC-NO 1988-141950 (hereinafter Dias).

As per claim 5,

Specs/ **Barry et al.** substantially teaches, as combined above in claim 10, the limitations of claim 5.

Specs/ **Barry et al.**, however, does not teach of using a programmable test vector generator that includes an ALU (i.e. processor).

Dias in an analogous art, teaches of using a processor to feed a test vector generator with the required characteristics of the system. The processor is used to determine the test vectors used, see page 2 of Dias under “Basic-Abstract.”

It would have been obvious to one of ordinary skill in the art at the time the invention was made to implement the programmable test vector generator of Dias instead of the test vector generator of Specs/ **Barry et al.** in the arrangement of Specs. One of ordinary skill would have been motivated to do so by the suggestion of Dias that by using processor to help determine the test vectors used, a smaller number of vectors are required while being able to detect all faults (i.e. maintain coverage) in a circuit, see page 2 of Dias under “Equivalent-Abstract.”

Art Unit: 2133

**3.3** Claim(s) 11-13 and 2 is/are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art 'Specifications' (hereinafter Specs) in view of **Barry et al.** (US Pat. # 5825785).

As per claims 11-12,

Specs substantially teaches of testing integrated circuits using a test system (1 of Figure 1) and a logic component/block (8 of figure 1) that is included in the IC to be tested, see lines 5-10 of page 4 where Figure 1 is discussed and disclosed as being in accordance with the present state of the art.

Further, Specs teaches of using test vector pattern generators to generate test vectors, see lines 10-25 of page 1, as widely used in the art. Still further, Specs teaches that using test vector pattern generators are an alternative to loading the test vectors into large test memories.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to use a test vector pattern generator in an embodiment as described by Specs in Figure 1 and lines 5-10 of page 4. One of ordinary skill in the art would be motivated to use a test vector pattern generator in the embodiment so as to prevent from having to use a large test memory as suggested by Specs in lines 10-14 of page 1. By replacing the large test memory with a test pattern generator, one of ordinary skill in the art would save IC space and cost by not having to implement the test vectors in large test memories.

However, Specs does not teaches of compressing test results from the logic circuitry, but **Barry et al.** discloses a BIST arrangement wherein such test result compression means is effected in Fig. 1:block 105 via *sisr*.




FIG. 1

Therefore, it would have been obvious to a person having ordinary skill in the art at the time the **invention** was made to modify the procedure in Specs by including therein BIST arrangement as taught by **Barry et al.**, because such modification would provide the procedure disclosed in Specs with a technique whereby “test vector application to inputs of said embedded macro circuit causes said embedded macro circuit to generate a response on the parallel outputs for (e) serially shifting said response from said scan register into a serial input shift register (SISR) such that each subsequent response is serially compressed with a previous response in said SISR resulting in a signature of said each response in said SISR.” {See **Barry et al.**, col. 8 line 45 et seq.}.

As per claim 2,

Specs further teaches of an IC including a test analysis unit (5 of Figure 2) for compressing response vectors and a test control block (6 of Figure 1 and 2) for controlling the test procedure. Since both Figures 1 and 2 are known descriptions of the art, it would have been obvious to one of ordinary skill to combine the integrated test analysis unit of Figure 2 into the



IC of Figure 1. Since both embodiments are known in the art, it would have been an obvious step to one of ordinary skill in the art to include the analysis unit. Further, one of ordinary skill would have known that by implementing a test analysis unit on chip, it would allow the system to only be required to send the signature (i.e. compressed responses) instead of all of the test response vectors. Because of the compression of the responses into a single signature, less data would have to be transferred (i.e. single signature vs. all of the response vectors) thereby increasing the speed at which an IC is tested. **Barry et al.** also teaches similar compression means via *a serial input shift register (SISR)* 105 in col. 8 lines 14 and 45 et seq.

As per claim 13

**Barry et al.** also teaches similar testing and compression means via *a serial input shift register (SISR)* 105 in col. 8 lines 14 and 45 et seq. for output to an output terminal.

**Claim Objections**

4. The listed claims are objected to because of the following informalities:

**Claim 11** line 1 should read “a logic circuitry” instead of “the logic circuitry.”

**Claim 12** line 2 should read “ logic circuit” instead of “ logic circuitry.”

**Claim 13** line 2 should read “comprising [the test response analysis unit]” Appropriate correction is required.

**Response to Arguments**

5. Applicants’ arguments of 15 March 2004 have been fully considered: they are found persuasive only to the extent that the approach, whereby test vectors are generated only for logic circuitry, is not specifically described by the prior art references of record. **Barry et al.** (US Pat. # 5825785) teaches such feature in Fig. 1.

**Conclusion**

5.0 The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

5.1 Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

5.2 Any response to this action should be mailed to:

Commissioner of Patents and Trademarks, Washington, D.C. 20231

**or faxed to:** (703) 872-9306 for all formal communications.

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Fourth Floor (Receptionist).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Guy J. Lamarre, P.E., whose telephone number is (703) 305-0755. The examiner can normally be reached on Monday to Friday from 9:30 AM to 6:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert De Cady, can be reached on (703) 305-9595.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-3900.

Art Unit: 2133

Information regarding the status of an application may also be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Guy J. Lamarre, P.E  
Primary Examiner  
5/31/04

---